Loading…
Back To Schedule
Wednesday, March 6 • 8:30am - 12:00pm
Workshop: Speeding Up the Parallelisation Process: An Algorithmic Approach to Multicore and GPU Programming

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Designed for both learners and HPC educators HPC educators, this session will cover a new approach to learning a new approach that can product multi-core and GPU enabled code in the space of hours or days rather than weeks or months.

By focusing on a methodological, step-by-step approach to identifying how and where to parallelise, your software can start taking advantage of threads and/or GPU cores in a short amount of development time. This session will focus on how to identify the parallel patterns already present in code, and identification of the data scoping requirements to enable correct OpenMP or OpenACC code. This procedure works for both OpenMP and OpenACC, enabling participants to target the desired architecture quickly and effectively. The benefits can then be applied to any software project your work on in the future.


Speakers
avatar for Toni Collis

Toni Collis

CBDO/Chair & Co-Founder, Appentra & Women in HPC
Dr Toni Collis is Chair and Co-Founder of Women in High Performance Computing (WHPC) as well as the CBDO for Appentra Solutions and Director of Collis-Holmes Innovations. Having previously worked in EPCC, The University of Edinburgh Supercomputing Centre, Toni has spent a large part... Read More →


Wednesday March 6, 2019 8:30am - 12:00pm CST
Room 1003